
Celera Semiconductor Hires Ex-Google Architect Juha Oikarinen as VP
Celera Semiconductor names ex-Google systems architect Juha Oikarinen VP of product management to lead commercialization of its AI-driven Nesto analog design platform.
- By
- Tom Whitfield
- Filed
- Channel
- Semiconductors
- Read
- 3 min read
Celera Semiconductor has appointed Juha Oikarinen as vice president of product management and systems engineering, handing a nearly 20-year power semiconductor veteran control of product strategy as the Santa Clara company commercializes its AI-driven analog design automation platform.
Oikarinen will report directly to CEO Patrick Brockett. His mandate covers both product management and systems engineering, and it arrives as Celera expands its power semiconductor development capabilities.
Who is Juha Oikarinen?
Oikarinen spent more than eight years at Google as a systems architect, working on power systems, semiconductor architectures and chip design. That stint is the most recent entry in a career that spans four semiconductor and technology companies.
Before Google, he led product definition and systems engineering at AnDAPT, a company focused on integrating field-programmable gate arrays, analog technologies and power management systems. Earlier, he worked in Qualcomm's systems engineering organization on power solutions. He began his career at Fairchild Semiconductor in applications engineering and product definition for mobile power systems and portable electronic devices.
His academic credentials are European: a bachelor's degree in electrical engineering from the University of Oulu in Finland. The takeaway is simple — Celera has hired a person who has defined and architected power silicon at every scale, from mobile devices to Google's infrastructure.
What did the CEO say?
Brockett framed the hire around customer demand rather than internal technology milestones. "Celera's mission is to provide our customers the power solutions they require to succeed in the market," Brockett said. "Juha has spent his career working on understanding customer needs and architecting the right silicon power solutions."
Oikarinen matched the tone. "This is the perfect assignment for me," he said. "Celera's world-class design team and advanced AI automation open the door to a new level of power technology delivery."
Both statements point in one direction: Celera wants its technology mapped onto paying customer requirements, not just demonstrated in the lab.
What is Celera's actual technology?
Celera develops analog integrated circuits using what it calls AI-driven design automation. The core of the platform is the patented Nesto system, which the company describes as a library of digital twins representing analog circuit functions.
The approach automates portions of analog chip development, cutting the engineering time and costs tied to creating custom and standard semiconductor products. Analog design has historically resisted automation because it depends on experienced engineers iterating by hand — a bottleneck Celera is trying to remove with software.
Oikarinen's role is to align product development with customer requirements as the company applies that software automation and AI tooling to analog design. The commercial logic: automation only matters if it produces silicon customers actually order.
Who backs the company?
Maverick Silicon, an investment division of Maverick Capital focused on semiconductor companies and technologies supporting advanced computing and AI infrastructure, provides Celera's financial backing. The company itself does not manufacture; it works with semiconductor manufacturing and supply chain partners to deliver its products.
That fabless structure keeps capital needs low but ties Celera's fortunes to foundry and packaging partners — a dependency Oikarinen knows from his systems architecture work at Google, where supply chain choices shape chip design from the start.
Why does this hire matter now?
The appointment adds power systems architecture and product development experience to Celera's leadership at the moment the company is working to commercialize its automated analog design technology and expand its customer base. A product management vice president with deep customer-facing experience at Google and Qualcomm signals a shift from building the platform to selling outcomes built on it.
If Oikarinen can couple Nesto's automated design flow to real power delivery requirements at datacenter and AI infrastructure customers, Celera's next stage will be measured in design wins rather than patents.
Source: Google News: semiconductors
More from Tom Whitfield
Show full bio
Staff writer covering companies, deals and strategy in Semiconductors, chip manufacturing, hardware, AI compute at Chip Dispatch.
694 articles
Related articles
ai-moves-from-designing-chips-to-designing-chip-design-itself-44494fc2
AI Moves From Designing Chips to Designing Chip Design Itself
synopsys-and-openai-to-build-specialised-model-for-eda-chip-design-84e6d103
Synopsys and OpenAI to Build Specialised Model for EDA Chip Design
on-semiconductor-positioned-as-sleeper-ai-infrastructure-play-fb6f3fd0
ON Semiconductor Positioned as Sleeper AI Infrastructure Play
snu-ai-semiconductor-center-to-train-110-chip-specialists-574751b7
SNU AI Semiconductor Center to Train 110 Chip Specialists



