
Samsung's Lee Jae-yong Tours $254 Million Yokohama Packaging Lab
Samsung chief Lee Jae-yong visited the $254 million Advanced Package Lab in Yokohama, pressing a five-year bet that advanced packaging will decide the AI chip race.
- By
- Nathan Brooks
- Filed
- Channel
- Chip Manufacturing
- Read
- 3 min read
Samsung Electronics is committing 40 billion yen, roughly $254 million, over five years starting in 2024 to build advanced packaging research infrastructure in Japan. Executive Chairman Lee Jae-yong underlined the stakes on Sunday with a visit to the company's Advanced Package Lab in Yokohama, where he met researchers and reviewed progress on packaging materials and processes, The Korea Times reported.
The choice of venue was the message. Lee emphasised the importance of securing advanced packaging technologies, noting their critical role for artificial intelligence processor chips. That is a candid admission from a company long accustomed to competing on transistor scaling alone. In the AI era, the package increasingly decides the product.
Why Japan, and why packaging?
APL opened officially in September 2023 and exists to develop and validate core technologies for the materials and processes used in advanced semiconductor packaging. It also acts as a bridge. On one side sit Samsung's semiconductor design and manufacturing capabilities. On the other sits Japan's ecosystem of materials, parts and equipment suppliers, an ecosystem few countries can replicate.
Samsung laid out its reasoning plainly. Japan hosts competitive semiconductor materials, parts and equipment companies, and it offers a well-established ecosystem connecting industry, academia and research institutions. The company added that the Japanese government's designation of the semiconductor and AI industries as strategic sectors, alongside active investment and support policies, makes Japan an attractive R&D hub.
Subsidy-favoured jurisdiction, supplier depth, talent pool: Tokyo ticked every box. Yokohama's industry-academia-research infrastructure is expected to feed collaboration with Japanese suppliers directly.
What is on the lab's roadmap?
APL plans to expand its research scope into next-generation processes and materials. Two items stand out:
- Wafer bonding, a process central to stacking logic and memory in three dimensions.
- Glass substrates, a candidate to replace organic substrates in high-performance packages.
The lab also aims to develop high-performance packaging architectures for mass-producing energy-efficient semiconductors. The word "mass-producing" deserves attention; this is not exploratory science. Samsung wants packaging architectures that survive contact with a fab.
The commercial picture
The visit carries weight beyond ceremony. Samsung's chairman does not fly to Yokohama to admire a materials library. AI processors live or die on how quickly data moves between compute and memory, and that traffic is managed increasingly by the package rather than the die.
The 40 billion yen commitment, running from 2024 through 2028, gives Samsung a durable foothold in a supplier ecosystem that competitors also covet. Japan's materials and equipment makers supply the entire industry, and proximity to them has commercial value that a balance sheet line rarely captures.
For Samsung, the bet is straightforward: scaling transistors got it here, but packaging will decide who wins the AI chip orders. APL's expansion into wafer bonding and glass substrates suggests the company expects those technologies to reach production relevance within the decade. Whether a $254 million lab can move that timeline fast enough, against rivals investing multiples more, is the question Samsung's customers will be watching.
Source: Google News: semiconductors
More from Nathan Brooks
Show full bio
Senior reporter covering people, launches and day-to-day practice in Semiconductors, chip manufacturing, hardware, AI compute at Chip Dispatch.
759 articles
Related articles
samsung-s-lee-jae-yong-tours-yokohama-packaging-lab-in-ai-chip-push
Samsung's Lee Jae-yong Tours Yokohama Packaging Lab in AI Chip Push
samsung-weighs-chip-test-and-packaging-investment-in-vietnam-49f865a5
Samsung Weighs Chip Test and Packaging Investment in Vietnam
samsung-electro-mechanics-6-78-trillion-won-buildout-draws-customer-backing-46af6b69
Samsung Electro-Mechanics' 6.78 Trillion Won Buildout Draws Customer Backing
japanese-materials-giant-expands-china-chip-packaging-output-722d2b03
Japanese Materials Giant Expands China Chip Packaging Output


